



Single-chip Type with Built-in FET Switching Regulator

High Efficiency Step-down Switching Regulator **BD9130EFJ**

Description

ROHM's high efficiency step-down switching regulator BD9130EFJ is a power supply designed to produce a low voltage including 1 volts from 5.5/3.3 volts power supply line. Offers high efficiency with our original pulse skip control technology and synchronous rectifier. Employs a current mode control system to provide faster transient response to sudden change in load.

Features

- 1) Offers fast transient response with current mode PWM control system.
- 2) Offers highly efficiency for all load range with synchronous rectifier (Nch/Pch FET) and SLLM (Simple Light Load Mode)
 - 3) Incorporates soft-start function.
 - 4) Incorporates thermal protection and ULVO functions.
 - 5) Incorporates short-current protection circuit with time delay function.
 - 6) Incorporates shutdown function
 - 7) Employs small surface mount package: HTSOP-J8

Use

Power supply for LSI including DSP, Micro computer and ASIC

Line up

Dougnoton	Comple ed	Limits	1.154	
Parameter	Symbol		Unit	
Dower Supply Voltage	Vcc	-0.3~+7 * ¹	V	
Power Supply Voltage	PVcc	-0.3~+7 * ¹	V	
EN Voltage	VEN	-0.3~+7	V	
SW · ITH Voltage	Vsw, Vith	-0.3~+7	V	
SW Output Current	Isw	2.6 * ¹	Α	
Power Dissipation 1	Pd1	0.5 * ²	W	
Power Dissipation 2	Pd2	3.76 * ³	W	
Operating Temperature Range	Topr	-25~+105	°C	
Storage Temperature Range	Tstg	-55~+150	°C	
Maximum Junction Temperature	Tjmax	+150	°C	

Pd, ASO, and Tjmax=150°C should not be exceeded.

Operating Conditions (Ta=-25~+105°C)

operating containent (1a 25 × 100 0)							
Parameter	Symbol	BD9130EFJ			Unit		
Farameter	Symbol	Min.	Typ.	Max.			
Power Supply Voltage	Vcc	2.7	3.3	5.5	V		
	PVcc	2.7	3.3	5.5	V		
EN Voltage	VEN	0	-	Vcc	V		
Output Voltage range	Vout	1.0	-	2.5*4	V		
SW Average Output Current	Isw	-	-	2.0*5	Α		

^{*4} In case set output voltage 1.6V or more, VccMin. = Vout + 1.3V.

Reduced by 4.0mW for increase in Ta of 1°C above 25°C.

Reduced by 30.0mW for increase in Ta of 1°C above 25°C. (when mounted on a board 70.0mm × 70.0mm × 1.6mm Glass-epoxy PCB)

^{*5} Pd and ASO should not be exceeded.

Electrical Characteristics

@BD9130EFJ (Ta=25°C, Vcc=PVcc=3.3V, EN=Vcc, R1=10kΩ, R2=5kΩ, unless otherwise specified.)

		•	1		•	1
Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Standby Current	ISTB	-	0	10	μΑ	EN=GND
Bias Current	Icc	-	250	450	μ A	
EN Low Voltage	VENL	-	GND	8.0	V	Stand-by Mode
EN High Voltage	VENH	2.0	Vcc	-	V	Active Mode
EN Input Current	IEN	-	1	10	μΑ	VEN=3.3V
Oscillation Frequency	Fosc	0.8	1	1.2	MHz	
Pch FET ON Resistance*1	RONP	-	200	400	mΩ	PVcc=3.3V
Nch FET ON Resistance*1	Ronn	-	160	350	mΩ	PVcc=3.3V
ADJ Reference Voltage	VADJ	0.788	0.800	0.812	V	
ITH SINK Current	ITHSI	10	20	-	μΑ	VADJ=1.0V
ITH Source Current	Ітнѕо	10	20	-	μΑ	VADJ=0.6V
UVLO Threshold Voltage	Vuvlo1	2.400	2.500	2.600	V	Vcc=3.3V→0V
UVLO Hysteriesis Voltage	Vuvlo2	2.425	2.550	2.700	V	Vcc=0V→3.3V
Soft Start Time	Tss	0.5	1	2	ms	
Timer Latch Time	TLATCH	1	2	3	ms	
Output Short circuit Threshold Voltage	Vscp	-	Vout × 0.5	Vоит × 0.7	V	VouT=1.2V→0V

●Block Diagram, Application Circuit






Fig.1 BD9130EFJ TOP View



●Pin No. & function table

Pin		BD9130EFJ		
No.	Pin name	PIN function		
1	ADJ	Output voltage detect pin		
2	Vcc	VCC power supply input pin		
3	ITH	GmAmp output pin/Connected phase compensation capacitor		
4	GND	Ground		
5	PGND	Nch FET source pin		
6	SW	Pch/Nch FET drain output pin		
7	PVcc	Pch FET source pin		
8	EN	Enable pin(Active High)		



Information on advantages

Advantage 1: Offers fast transient response with current mode control system.

Conventional product (Load response Io=0.1A→0.6A)

BD91□□ (Load response Io=1A→2A)

Vout

Vout

Vout

Lout

Voltage drop due to sudden change in load was reduced by about 50%.

Fig.18 Comparison of transient response

Advantage 2: Offers high efficiency for all load range.

· For lighter load:

Utilizes the current mode control mode called SLLM for lighter load, which reduces various dissipation such as switching dissipation (P_{SW}), gate charge/discharge dissipation, ESR dissipation of output capacitor (P_{ESR}) and on-resistance dissipation (P_{RON}) that may otherwise cause degradation in efficiency for lighter load.



Achieves efficiency improvement for lighter load.

· For heavier load:

Utilizes the synchronous rectifying mode and the low on-resistance MOS FETs incorporated as power transistor.

ON resistance of P-channel MOS FET : $200m\Omega$ (Typ.) ON resistance of N-channel MOS FET : $160m\Omega$ (Typ.)

Achieves efficiency improvement for heavier load.

Offers high efficiency for all load range with the improvements mentioned above.




Fig.19 Efficiency

Advantage 3: • Supplied in smaller package due to small-sized power MOS FET incorporated.



- Output capacitor Co required for current mode control: 22 μ F ceramic capacitor
- Inductance L required for the operating frequency of 1 MHz: 2.2μ H inductor (BD9130EFJ:Co= 22μ F, L= 2.2μ H)

Reduces a mounting area required.




Fig.20 Example application

Operation

BD91 is a synchronous rectifying step-down switching regulator that achieves faster transient response by employing current mode PWM control system. It utilizes switching operation in PWM (Pulse Width Modulation) mode for heavier load, while it utilizes SLLM (Simple Light Load Mode) operation for lighter load to improve efficiency.

OSynchronous rectifier

It does not require the power to be dissipated by a rectifier externally connected to a conventional DC/DC converter IC, and its P.N junction shoot-through protection circuit limits the shoot-through current during operation, by which the power dissipation of the set is reduced.

OCurrent mode PWM control

Synthesizes a PWM control signal with a inductor current feedback loop added to the voltage feedback.

PWM (Pulse Width Modulation) control

The oscillation frequency for PWM is 1 MHz. SET signal form OSC turns ON a P-channel MOS FET (while a N-channel MOS FET is turned OFF), and an inductor current I_L increases. The current comparator (Current Comp) receives two signals, a current feedback control signal (SENSE: Voltage converted from I_L) and a voltage feedback control signal (FB), and issues a RESET signal if both input signals are identical to each other, and turns OFF the P-channel MOS FET (while a N-channel MOS FET is turned ON) for the rest of the fixed period. The PWM control repeat this operation.

SLLM (Simple Light Load Mode) control

When the control mode is shifted from PWM for heavier load to the one for lighter load or vise versa, the switching pulse is designed to turn OFF with the device held operated in normal PWM control loop, which allows linear operation without voltage drop or deterioration in transient response during the mode switching from light load to heavy load or vise versa. Although the PWM control loop continues to operate with a SET signal from OSC and a RESET signal from Current Comp, it is so designed that the RESET signal is held issued if shifted to the light load mode, with which the switching is tuned OFF and the switching pulses are thinned out under control. Activating the switching intermittently reduces the switching dissipation and improves the efficiency.




Fig.21 Diagram of current mode PWM control




Fig.22 PWM switching timing chart

Fig.23 SLLMTM switching timing chart

Description of operations

· Soft-start function

EN terminal shifted to "High" activates a soft-starter to gradually establish the output voltage with the current limited during startup, by which it is possible to prevent an overshoot of output voltage and an inrush current.

· Shutdown function

With EN terminal shifted to "Low", the device turns to Standby Mode, and all the function blocks including reference voltage circuit, internal oscillator and drivers are turned to OFF. Circuit current during standby is 0μ F (Typ.).

UVLO function

Detects whether the input voltage sufficient to secure the output voltage of this IC is supplied. And the hysteresis width of 50mV (Typ.) is provided to prevent output chattering.




Fig.24 Soft start, Shutdown, UVLO timing chart

· Short-current protection circuit with time delay function

Turns OFF the output to protect the IC from breakdown when the incorporated current limiter is activated continuously for the fixed time(TLATCH) or more. The output thus held tuned OFF may be recovered by restarting EN or by re-unlocking UVLO.




Fig.25 Short-current protection circuit with time delay timing chart

Switching regulator efficiency

Efficiency ŋ may be expressed by the equation shown below:

$$\eta = \frac{\text{Vout} \times \text{Iout}}{\text{Vin} \times \text{Iin}} \times 100[\%] = \frac{\text{Pout}}{\text{Pin}} \times 100[\%] = \frac{\text{Pout}}{\text{Pout} + \text{PD} \alpha} \times 100[\%]$$

Efficiency may be improved by reducing the switching regulator power dissipation factors $P_D\alpha$ as follows:

Dissipation factors:

1) ON resistance dissipation of inductor and FET: PD(I²R)

2) Gate charge/discharge dissipation: PD(Gate)

3) Switching dissipation: PD(SW)

4) ESR dissipation of capacitor : PD(ESR)

5) Operating current dissipation of IC: PD(IC)

1)PD(I^2R)=IOUT² × (RCOIL+RON) (RCOIL[Ω] : DC resistance of inductor, RON[Ω] : ON resistance of FET, IOUT[A] : Output current.)

2)PD(Gate)=Cgs \times f \times V (Cgs[F] : Gate capacitance of FET, f[H] : Switching frequency, V[V] : Gate driving voltage of FET) Vin² × Crss × Iout × f

(CRSS[F]: Reverse transfer capacitance of FET, IDRIVE[A]: Peak current of gate.)

4)PD(ESR)=IRMs² × ESR (IRMs[A] : Ripple current of capacitor, ESR[Ω] : Equivalent series resistance.)

5)PD(IC)=Vin × Icc (Icc[A] : Circuit current.)

Consideration on permissible dissipation and heat generation

As this IC functions with high efficiency without significant heat generation in most applications, no special consideration is needed on permissible dissipation or heat generation. In case of extreme conditions, however, including lower input voltage, higher output voltage, heavier load, and/or higher temperature, the permissible dissipation and/or heat generation must be carefully considered.

For dissipation, only conduction losses due to DC resistance of inductor and ON resistance of FET are considered. Because the conduction losses are considered to play the leading role among other dissipation mentioned above including gate charge/discharge dissipation and switching dissipation.




Fig.26 Thermal derating curve (HTSOP-J8)

If Vcc=3.3V, Vout=1.8V, Ronp=0.2 Ω , Ronn=0.16 Ω Iout=2A, for example, D=Vout/Vcc=1.8/3.3=0.545 Ron=0.545 × 0.20+(1-0.545) × 0.16 =0.109+0.0728 =0.1818[Ω] P=2 2 × 0.1818=0.7272W]

 $P=IOUT^2 \times RON$ RON=D × RONP+(1-D)RONN

D : ON duty (=Vout/Vcc)

RCOIL : DC resistance of coil

RONP: ON resistance of P-channel MOS FET RONN: ON resistance of N-channel MOS FET

IOUT : Output current

As RONP is greater than RONN in this IC, the dissipation increases as the ON duty becomes greater. With the consideration on the dissipation as above, thermal design must be carried out with sufficient margin allowed.

Selection of components externally connected

1. Selection of inductor (L)




Fig.27 Output ripple current

The inductance significantly depends on output ripple current. As seen in the equation (1), the ripple current decreases as the inductor and/or switching frequency increases.

$$\Delta \, \text{IL=} \ \frac{(\text{Vcc-Vout}) \times \text{Vout}}{\text{L} \times \text{Vcc} \times \text{f}} \, [\text{A}] \cdot \cdot \cdot (1)$$

Appropriate ripple current at output should be 20% more or less of the maximum output current.

$$\begin{split} & \Delta \text{ IL=0.2 \times IouTmax. [A]} \cdot \cdot \cdot (2) \\ & \text{L=} \ \, \frac{(\text{Vcc-Vout}) \times \text{Vout}}{\Delta \text{ IL} \times \text{Vcc} \times \text{f}} \text{ [H]} \cdot \cdot \cdot (3) \end{split}$$

(Δ IL: Output ripple current, and f: Switching frequency)

*Current exceeding the current rating of the inductor results in magnetic saturation of the inductor, which decreases efficiency. The inductor must be selected allowing sufficient margin with which the peak current may not exceed its current rating.

If Vcc=3.3V, Vout=1.8V, f=1MHz, Δ IL=0.2 × 2A=0.4A, for example,(BD9130EFJ)

$$L = \frac{(3.3-1.8) \times 1.8}{0.4 \times 3.3 \times 1M} = 2.05 \,\mu \rightarrow 2.2[\,\mu\,H]$$

*Select the inductor of low resistance component (such as DCR and ACR) to minimize dissipation in the inductor for better efficiency.

2. Selection of output capacitor (Co)




Fig.28 Output capacitor

Output capacitor should be selected with the consideration on the stability region and the equivalent series resistance required to smooth ripple voltage.

Output ripple voltage is determined by the equation (4):

$$\Delta VOUT = \Delta IL \times ESR [V] \cdot \cdot \cdot (4)$$

($\Delta\,\text{IL}:$ Output ripple current, ESR: Equivalent series resistance of output capacitor)

*Rating of the capacitor should be determined allowing sufficient margin against output voltage. A 22μ F to 100μ F ceramic capacitor is recommended. Less ESR allows reduction in output ripple voltage.

3. Selection of input capacitor (Cin)




Fig.29 Input capacitor

Input capacitor to select must be a low ESR capacitor of the capacitance sufficient to cope with high ripple current to prevent high transient voltage. The ripple current IRMS is given by the equation (5):

IRMS=IOUT ×
$$\frac{\sqrt{\text{VOUT}(\text{VCC-VOUT})}}{\text{VCC}}$$
 [A] · · · (5)

< Worst case > IRMS(max.)

When Vcc is twice the V_{OUT} , IRMS= $\frac{IOUT}{2}$


If Vcc=3.3V, Vout=1.8V, and Ioutmax.=2A, (BD9130EFJ)


IRMS=2 ×
$$\frac{\sqrt{1.8(3.3-1.8)}}{3.3}$$
 =0.99[ARMS]


A low ESR 10 μ F/10V ceramic capacitor is recommended to reduce ESR dissipation of input capacitor for better efficiency.

4. Determination of RITH, CITH that works as a phase compensator

As the Current Mode Control is designed to limit a inductor current, a pole (phase lag) appears in the low frequency area due to a CR filter consisting of a output capacitor and a load resistance, while a zero (phase lead) appears in the high frequency area due to the output capacitor and its ESR. So, the phases are easily compensated by adding a zero to the power amplifier output with C and R as described below to cancel a pole at the power amplifier.







$$fp = \frac{1}{2\pi \times Ro \times Co}$$

$$fz(ESR) = \frac{1}{2\pi \times ESR \times Co}$$

Pole at power amplifier

When the output current decreases, the load resistance Ro increases and the pole frequency lowers.

$$fp(Min.) = \frac{1}{2 \pi \times RoMax. \times Co} [Hz] \leftarrow with lighter load$$

$$fp(Max.) = \frac{1}{2\pi \times ROMin. \times CO}$$
 [Hz] ←with heavier load

Zero at power amplifier

Increasing capacitance of the output capacitor lowers the pole frequency while the zero frequency does not change. (This is because when the capacitance is doubled, the capacitor ESR reduces to half.)

$$fz(Amp.) = \frac{1}{2\pi \times RITH \times CITH}$$

Fig.31 Error amp phase compensation characteristics




Fig.32 Typical application

Stable feedback loop may be achieved by canceling the pole fp (Min.) produced by the output capacitor and the load resistance with CR zero correction by the error amplifier.

fz(Amp.)= fp(Min.)
$$\frac{1}{2\pi \times RITH \times CITH} = \frac{1}{2\pi \times ROMax. \times CO}$$

5. Determination of output voltage

The output voltage VouT is determined by the equation (6): VouT=(R2/R1+1) × VADJ · · · (6) VADJ: Voltage at ADJ terminal (0.8V Typ.) With R1 and R2 adjusted, the output voltage may be determined as required.

 $\Big($ Adjustable output voltage range : 1.0V \sim 2.5V $\Big)$




Fig.33 Determination of output voltage

Use 1 k Ω ~100 k Ω resistor for R1. If a resistor of the resistance higher than 100 k Ω is used, check the assembled set carefully for ripple voltage etc.

The lower limit of input voltage depends on the output voltage. Basically, it is recommended to use in the condition:

Fig.34. shows the necessary output current value at the lower limit of input voltage. (DCR of inductor : 0.1Ω)

This data is the characteristic value, so it' doesn't guarantee the operation range,




Fig.34 minimum input voltage in each output voltage

●BD9130EFJ Cautions on PC Board layout




Fig.35 Layout diagram

- ① For the sections drawn with heavy line, use thick conductor pattern as short as possible.
- 2 Lay out the input ceramic capacitor CIN closer to the pins PVCC and PGND, and the output capacitor Co closer to the pin PGND.
- 3 Lay out CITH and RITH between the pins ITH and GND as neat as possible with least necessary wiring.
 - HTSOP-J8 (BD9130EFJ) has thermal FIN on the reverse of the package.
 The package thermal performance may be enhanced by bonding the FIN to GND plane which take a large area of PCB.

Recommended components Lists on above application

Symbol	Part	Value		Manufacturer	Series
L	Coil	2.2uH		TDK	LTF5022-2R2N3R2
CIN	Ceramic capacitor	22uF		Kyocera	CM32X5R226M10A
Со	Ceramic capacitor	22uF		Kyocera	CM316B226M06A
Сітн С	Ceramic capacitor	Vout=1.0V	680pF	murata	GRM18 Serise
		Vout=1.2V	560pF	murata	GRM18 Serise
		Vout=1.5V	470pF	murata	GRM18 Serise
		Vout=1.8V	330pF	murata	GRM18 Serise
		Vout=2.5V	330pF	murata	GRM18 Serise
Rітн	Resistance	Vout=1.0V	10kΩ	Rohm	MCR03 Serise
		Vout=1.2V	12kΩ	Rohm	MCR03 Serise
		Vout=1.5V	15kΩ	Rohm	MCR03 Serise
		Vout=1.8V	18kΩ	Rohm	MCR03 Serise
		Vout=2.5V	18kΩ	Rohm	MCR03 Serise

^{*}The parts list presented above is an example of recommended parts. Although the parts are sound, actual circuit characteristics should be checked on your application carefully before use. Be sure to allow sufficient margins to accommodate variations between external devices and this IC when employing the depicted circuit with other circuit constants modified. Both static and transient characteristics should be considered in establishing these margins. When switching noise is substantial and may impact the system, a low pass filter should be inserted between the VCC and PVCC pins, and a schottky barrier diode established between the SW and PGND pins.

●I/O equivalence circuit 【BD9130EFJ】




Fig.36 I/O equivalence circuit

Cautions on use

1. Absolute Maximum Ratings

While utmost care is taken to quality control of this product, any application that may exceed some of the absolute maximum ratings including the voltage applied and the operating temperature range may result in breakage. If broken, short-mode or open-mode may not be identified. So if it is expected to encounter with special mode that may exceed the absolute maximum ratings, it is requested to take necessary safety measures physically including insertion of fuses.

2. Electrical potential at GND

GND must be designed to have the lowest electrical potential In any operating conditions.

3. Short-circuiting between terminals, and mismounting

When mounting to pc board, care must be taken to avoid mistake in its orientation and alignment. Failure to do so may result in IC breakdown. Short-circuiting due to foreign matters entered between output terminals, or between output and power supply or GND may also cause breakdown.

4. Operation in Strong electromagnetic field

Be noted that using the IC in the strong electromagnetic radiation can cause operation failures.

5. Thermal shutdown protection circuit

Thermal shutdown protection circuit is the circuit designed to isolate the IC from thermal runaway, and not intended to protect and guarantee the IC. So, the IC the thermal shutdown protection circuit of which is once activated should not be used thereafter for any operation originally intended.

6. Inspection with the IC set to a pc board

If a capacitor must be connected to the pin of lower impedance during inspection with the IC set to a pc board, the capacitor must be discharged after each process to avoid stress to the IC. For electrostatic protection, provide proper grounding to assembling processes with special care taken in handling and storage. When connecting to jigs in the inspection process, be sure to turn OFF the power supply before it is connected and removed.

7. Input to IC terminals

This is a monolithic IC with P⁺ isolation between P-substrate and each element as illustrated below. This P-layer and the N-layer of each element form a P-N junction, and various parasitic element are formed.

If a resistor is joined to a transistor terminal as shown in Fig 37.

OP-N junction works as a parasitic diode if the following relationship is satisfied; GND>Terminal A (at resistor side), or GND>Terminal B (at transistor side); and

Oif GND>Terminal B (at NPN transistor side),

a parasitic NPN transistor is activated by N-layer of other element adjacent to the above-mentioned parasitic diode. The structure of the IC inevitably forms parasitic elements, the activation of which may cause interference among circuits, and/or malfunctions contributing to breakdown. It is therefore requested to take care not to use the device in such manner that the voltage lower than GND (at P-substrate) may be applied to the input terminal, which may result in activation of parasitic elements.




Fig.37 Simplified structure of monorisic IC


8. Ground wiring pattern

If small-signal GND and large-current GND are provided, It will be recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause no fluctuations in voltages of the small-signal GND. Pay attention not to cause fluctuations in the GND wiring pattern of external parts as well.


9 . Selection of inductor


It is recommended to use an inductor with a series resistance element (DCR) $0.1\,\Omega$ or less. Especially, in case output voltage is set 1.6V or more, note that use of a high DCR inductor will cause an inductor loss, resulting in decreased output voltage. Should this condition continue for a specified period (soft start time + timer latch time), output short circuit protection will be activated and output will be latched OFF. When using an inductor over $0.1\,\Omega$, be careful to ensure adequate margins for variation between external devices and this IC, including transient as well as static characteristics. Furthermore, in any case, it is recommended to start up the output with EN after supply voltage is within operation range.

Ordering part number



HTSOP-J8





- ■The contents described herein are correct as of April, 2008
- The contents described herein are subject to change without notice. For updates of the latest information, please contact and confirm with ROHM CO.,LTD
- Any part of this application note must not be duplicated or copied without our permission.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams and information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD. is granted to any such buyer.
- The products described herein utilize silicon as the main material.
 The products described herein are not designed to be X ray proof.

The products listed in this catalog are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

Excellence in Electronics



ROHM CO., LTD.

21, Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan TEL: +81-75-311-2121 FAX: +81-75-315-0172 URL http://www.rohm.com

Published by LSI Business Promotion Dept. Contact us for further information about the products. Shanghai

San Diego Atlanta TEL: +1-858-625-3630 TEL: +1-858-625-3630 TEL: +1-770-754-5972 TEL: +1-978-371-0382 TEL: +1-847-368-1006 TEL: +1-469-287-5366 TEL: +1-303-708-0908 Boston Chicago Dallas Denver Detroit TEL: +1-248-348-9920 Nashville TFI: +1-615-620-6700 TEL: +1-615-620-6700 TEL: +52-33-3123-2001 TEL: +49-2154-9210 TEL: +49-8161-48310 TEL: +49-711-72723710 TEL: +33-1-5697-3060 Düsseldori Munich Stuttgart France United Kingdom TEL: +44-1-908-306700 TEL: +45-3694-4739 TEL: +45-3694-4739
TEL: +34-9375-24320
TEL: +36-1-4719338
TEL: +48-22-5757213
TEL: +7-95-980-6755
TEL: +82-2-8182-700 Barcelona Hungary Poland Russia

TEL: +82-55-240-6234

Seoul

FAX: +1-858-625-3670 FAX: +1-770-754-0691 FAX: +1-928-438-7164 FAX: +1-847-368-1008 FAX: +1-469-362-7973 FAX: +1-303-708-0858 FAX: +1-303-708-0858 FAX: +1-248-348-9942 FAX: +1-615-620-6702 FAX: +52-33-3123-2002 FAX: +49-2154-921400 FAX: +49-8161-483120 FAX: +49-711-72723720 FAX: +33-1-5697-3080 FAX: +44-1-908-235788 FAX: +45-3694-4789 FAX: +45-3694-4789 FAX: +34-9375-24410 FAX: +36-1-4719339 FAX: +48-22-5757001 FAX: +7-95-937-8290 FAX: +82-2-8182-715 FAX: +82-55-240-6236 TEL: +86-411-8230-8549 FAX: +86-411-8230-8537

Shangha Hangzho Nanjing Ningbo Qingdao Suzhou Wuxi Wuxi Shenzhen Dongguan Fuzhou Guangzhou Huizhou Xiamen Zhuhai Hong Kong Taipei Kaohsiung Singapore Philippines Thailand Kuala Lumpui Penang Kyoto Yokohama

TEL: +86-21-6279-2727 FAX: +86-21-6247-2066 TEL: +86-21-6279-2727 FAX: +86-21-6247-2066 TEL: +86-571-8768079 FAX: +86-571-8768079 TEL: +86-52-8689-0015 FAX: +86-571-8768079 TEL: +86-532-5779-312 FAX: +86-532-5779-653 TEL: +86-512-6807-2300 FAX: +86-512-6807-2300 TEL: +86-510-82702693 FAX: +86-510-82702992 TEL: +86-510-82702693 FAX: +86-510-82702992 FAX: +86-510-8270292 FAX: +86-510-8270292 FAX: +86-510-8270292 FAX: +86-510-8270292 FAX: +86-510-8270292 FAX: +86-510-8270292 FAX: +86-510-82702 FAX: +86-510-82702 FAX: +86-510-82702 FAX: +86-510-827 TEL: +86-510-82/02992 FAX: +86-510-82/02992 FEL: +86-755-8307-3003 TEL: +86-755-8307-3003 TEL: +86-769-8393-3320 FAX: +86-769-8398-4140 TEL: +86-591-8801-8698 FAX: +86-591-8801-8690 TEL: +86-20-8364-9796 FAX: +86-20-8364-9707 TEL: +86-592-238-5705 FAX: +86-752-205-1059 TEL: +86-592-238-5705 FAX: +86-752-205-1059 TEL: +86-592-238-8380 TAX: +86-598-8380 TAX: +86-598-8880 TAX: +86-598-8880 TAX: +86-598-8880 TAX: + TEL: +86-756-3232-480 FAX: +86-756-3232-460 FAX: +852-2-375-8971 TEL: +852-2-740-6262 TEL: +852-2-740-6262 TEL: +886-2-2500-6956 TEL: +886-7-237-0881 TEL: +65-6332-2322 TEL: +63-2-807-6872 FAX: +852-2-375-8971 FAX: +886-2-2503-2869 FAX: +886-7-238-7332 FAX: +65-6332-5662 FAX: +63-2-809-1422 TEL: +66-2-254-4890 FAX: +66-2-256-6334 TEL: +60-3-7958-8355 TEL: +60-4-2286453 TEL: +81-75-365-1218 TEL: +81-45-476-2290 FAX: +60-3-7958-8377 FAX: +60-4-2286452